OpenFPGA
stable
Overview
Why OpenFPGA?
Technical Highlights
Tutorials
Getting Started
Design Flows
Architecture Modeling
User Manual
OpenFPGA Flow
OpenFPGA Architecture Description
OpenFPGA Shell
FPGA-SPICE
FPGA-Verilog
Fabric Netlists
Testbench
FPGA-Bitstream
File Formats
Developers Manual
CI/CD setup
Version Number
Regression Tests
Appendix
Contact
Publications & References
Frequently Asked Questions
OpenFPGA
Docs
»
<no title>
»
FPGA-Verilog
Edit on GitHub
FPGA-Verilog
ΒΆ
Fabric Netlists
Top-level Netlists
Logic Blocks
Routing Blocks
Primitive Modules
Testbench
Full Testbench
Formal-oriented Testbench
General Usage
Read the Docs
v: stable
Versions
master
latest
stable
Downloads
pdf
html
epub
On Read the Docs
Project Home
Builds
Free document hosting provided by
Read the Docs
.