OpenFPGA
stable
Overview
Why OpenFPGA?
Technical Highlights
Tutorials
Getting Started
Design Flows
Generate Fabric Netlists
From Verilog to Verification
From Verilog to GDSII
Architecture Modeling
User Manual
OpenFPGA Flow
OpenFPGA Architecture Description
OpenFPGA Shell
FPGA-SPICE
FPGA-Verilog
FPGA-Bitstream
File Formats
Developers Manual
CI/CD setup
Version Number
Regression Tests
Appendix
Contact
Publications & References
Frequently Asked Questions
OpenFPGA
Docs
»
<no title>
»
Design Flows
Edit on GitHub
Design Flows
ΒΆ
Generate Fabric Netlists
Prepare Task Configuration File
Run OpenFPGA Task
Run icarus iVerilog Compilation
From Verilog to Verification
Netlist Generation
Run icarus iVerilog Simulation
Run Modelsim Simulation
From Verilog to GDSII
Read the Docs
v: stable
Versions
master
latest
stable
Downloads
pdf
html
epub
On Read the Docs
Project Home
Builds
Free document hosting provided by
Read the Docs
.