• OpenFPGA Flow
  • OpenFPGA Flow
  • OpenFPGA Task
• OpenFPGA Architecture Description
  • General Hierarchy
  • Additional Syntax to Original VPR XML
  • Configuration Protocol
  • Direct Interconnect
  • Simulation settings
  • Technology library
  • Circuit Library
  • Circuit model examples
  • Bind circuit modules to VPR architecture
  • Fabric Key
• OpenFPGA Shell
  • Launch OpenFPGA Shell
  • OpenFPGA Script Format
  • Commands
• FPGA-SPICE
  • Command-line Options
  • Hierarchy of SPICE Output Files
  • Run SPICE simulation
  • Create Customized SPICE Modules
• FPGA-Verilog
  • Fabric Netlists
  • Testbench
  • Mock FPGA Wrapper
• FPGA-Bitstream
  • Generic Bitstream
  • Fabric-dependent Bitstream
• File Formats
  • Pin Constraints File (.xml)
  • Repack Design Constraints (.xml)
  • Architecture Bitstream (.xml)
  • Fabric-dependent Bitstream
  • Bitstream Setting (.xml)
  • Fabric Key (.xml)
  • I/O Mapping File (.xml)
  • I/O Information File (.xml)
  • Bitstream Distribution File (.xml)
  • Boundary Timing Template File (.xml)
  • Bus Group File (.xml)
  • Pin Constraints File (.pcf)
  • PCF Custom Command Configuration File (.xml)
  • Pin Table File (.csv)
  • Clock Network (.xml)
  • Fabric I/O Naming (.xml)
  • Fabric Module Naming (.xml)
  • Tile Organization (.xml)
  • Fabric Pin Physical Location File (.xml)
  • Fabric Hierarchy File (.yaml)
  • Reference File (.yaml)
  • Unique Blocks (.xml)
  • General Switch Blocks (GSB)
• Utilities
  • Fabric Key Assistant
  • Module Rename Assistant